0(0)</td><td>0(0)</td><td>1(0)</td><td>0(0)</td></tr>
<tr data-tt-id="u_lsc_i2cm_himax.genblk1.u_rom_himax_cfg.lscc_ram_dq_inst" data-tt-parent-id="u_lsc_i2cm_himax.genblk1.u_rom_himax_cfg">
<td>lscc_ram_dq_inst</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td><td>0(0)</td></tr>
<tr data-tt-id="u_lsc_i2cm_himax.u_lsc_i2cm" data-tt-parent-id="u_lsc_i2cm_himax">
<td>u_lsc_i2cm</td><td>44(44)</td><td>43(43)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>9(9)</td></tr>
<tr data-tt-id="u_rese