ign process.</li>
    <li>Testbench used in the RTL functional verification.</li>
    <li>Gate-level netlist generated from the physical design process.</li>
    <li>Verilog standard cell library.</li>
</ol>

</body>
</html>
