2_DO_WCYC_1</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ARM_NAND_BUS_DDR2_DO_WCYC_Pos)</td></tr>
<tr class="memdesc:ga5839be0b4b2eb930ec039a3403b5e89e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DDR2 Data Output Warmup cycles: 1.  <a href="group__nand__bus__mode__codes.html#ga5839be0b4b2eb930ec039a3403b5e89e"></a><br/></td></tr>
<tr class="separator:ga5839be0b4b2eb930ec039a3403b5e89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a1ef3be69bfa7e6cc657bee751a077"><td clas