c/top_examples/nios/nios_base/synthesis/submodules/altera_merlin_traffic_limiter.sv (13402 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/nios/nios_base/synthesis/submodules/altera_avalon_st_pipeline_base.v (4580 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/nios/nios_base/synthesis/submodules/altera_reset_controller.v (3482 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/nios/nios_base/synthesis/submod