s_base/synthesis/submodules/nios_base_jtag_uart_input_mutex.dat (2 bytes OTHER)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/nios/nios_base/synthesis/submodules/nios_base_jtag_uart_input_stream.dat (9 bytes OTHER)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/nios/nios_base/synthesis/submodules/nios_base_sys_clk_timer.v (5036 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/nios/nios_base/synthesis/submodules/nios_base_cpu_oci_test_bench.