9d3144d9">am_hal_mspi_dma_entry_t</a>, <a class="el" href="structspi__psram__trans__read__txn__t.html#aa2f6d5c195ee8704913bfc342b9999c6">spi_psram_trans_read_txn_t</a>, <a class="el" href="structspi__psram__trans__write__txn__t.html#ab2958852e0d230d8f9300316a03b5505">spi_psram_trans_write_txn_t</a></li>
<li>ui32DSP0MemStatus&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__status__t.html#afdeb6fcbc99b3a4b616867601192c615">am_hal_pwrctrl_status_t</a></li>
<li>ui32DSP1MemStatus&#160;:&#160;<a class="el