4a">spi_psram_trans_write_txn_t</a></li>
<li>ui32DMADEVADDRAddr&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#abb122fc701444401c4cc998de646ee9a">am_hal_mspi_cq_dma_entry_t</a></li>
<li>ui32DMADEVADDRVal&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a617981e8ed46f6531a9d9747370fc4ca">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__dma__entry__t.html#af3acad3b9ee94a3498a1a4403b01f7e8">am_hal_mspi_dma_entry_t</a></li>
<li>ui32