croseconds) based on lower byte of the IMU_SPI_CONFIG register. Sets the SPI clock frequency divider based on the upper 8 bits. See register documentation for details of what target SCLK frequencies are achievable. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
