Clock Disciplines Level sensitive State changes when clock is high (or low) Edge triggered State changes at clock edge positive edge-triggered negativ