Qwen-2.5-Instruct-Verilog-Reasoning-7B / model-00002-of-00004.safetensors

Commit History

Upload Qwen2ForCausalLM
6921676
verified

wilyub commited on