SymRTLO: Enhancing RTL Code Optimization with LLMs and Neuron-Inspired Symbolic Reasoning Paper • 2504.10369 • Published Apr 14 • 2
VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation Paper • 2505.11849 • Published May 17 • 2
Nellyw888/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb Reinforcement Learning • 8B • Updated May 31 • 825 • 4
Verireason Collection Dataset and Model for paper: "VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation" • 9 items • Updated Jun 6 • 1
Verireason Collection Dataset and Model for paper: "VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation" • 9 items • Updated Jun 6 • 1
Nellyw888/VeriReason-Qwen2.5-3b-RTLCoder-Verilog-GRPO-reasoning-tb Reinforcement Learning • 3B • Updated May 31 • 26
Nellyw888/VeriReason-codeLlama-7b-RTLCoder-Verilog-GRPO-reasoning-tb Reinforcement Learning • 7B • Updated May 31 • 819 • 2
Nellyw888/VeriReason-Qwen2.5-7b-RTLCoder-Verilog-GRPO-reasoning-tb Reinforcement Learning • 8B • Updated May 31 • 825 • 4
Nellyw888/VeriReason-Qwen2.5-1.5b-RTLCoder-Verilog-GRPO-reasoning-tb Reinforcement Learning • 2B • Updated May 20 • 26 • 1
SymRTLO: Enhancing RTL Code Optimization with LLMs and Neuron-Inspired Symbolic Reasoning Paper • 2504.10369 • Published Apr 14 • 2
VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation Paper • 2505.11849 • Published May 17 • 2